





## PART – B

(5×16=80 Marks)

11. a) Simplify the following function using Karnaugh map method :

$$F(A, B, C, D) = \sum m(0, 2, 5, 8, 10, 15) + \sum d(4, 14)$$

and implement the circuit using only NOR gates.

(OR)

- b) Simplify the following Boolean Expression using Tabulation method and construct the logical circuit using only NAND gates.

$$F(A, B, C, D) = \sum m(1, 2, 3, 5, 9, 12, 14, 15) + \sum d(4, 8, 11).$$

12. a) With suitable illustration explain the operation of BCD adder. (16)

(OR)

- b) Design 5 to 32 decoder using combination of 2 to 4 and 3 to 8 decoders. (16)

13. a) Design Synchronous Mod 10 counter using D flip flop. (16)

(OR)

- b) Write the structural VHDL description of Universal 4 bit shift register. (16)

14. a) Design an asynchronous sequential circuit that has two inputs  $X_1$  and  $X_2$  and one output  $Z$ . When  $X_1 = 0$ , the output  $Z = 0$ . The first change in  $X_2$  that occurs while  $X_1$  is 1 will cause output  $Z$  to be 1. The output  $Z$  will remain 1 until  $X_1$  returns to 0. (16)

(OR)

- b) Write a detailed note on Hazards. (16)

15. a) i) Design and implement 3 bit binary to Gray code converter using PLA. (8)

- ii) The Hamming code 101101101 is received. Correct it if any errors. There are four parity bits and odd parity is used. (8)

(OR)

- b) Write a detailed note on sequential programmable devices. (16)